International Journal of Electronics and Electrical Engineering IJEEE
ISSN: 2231-5284
Abstracting and Indexing
IJEEE
DESIGN OF AN ERROR DETECTION AND DATA RECOVERY ARCHITECTURE FOR MOTION ESTIMATION TESTING APPLICATIONS
V. SWARNALATHA
VLSI System Design A.I.T.S, Rajampet Kadapa (Dt), A.P., India
K. SRINIVASA RAO
Dept of E.C.E, A.I.T.S, Rajampet Kadapa (Dt), A.P., India
Abstract
Motion estimation (ME) in a video coding system is the critical role, so testing such a module is of priority concern. While focusing on the testing of ME in a video coding system, this work presents an error detection and data recovery (EDDR) design based on residue -and- quotient (RQ) code. An error in processing elements (PEs) can be detected and recovered effectively by using the proposed EDDR design. Importantly, the proposed EDDR design performs satisfactorily in terms of throughput and reliability for motion estimation (ME) testing applications.
Recommended Citation
[1]. D. K. Park, H. M. Cho, S. B. Cho, and J. H. Lee, “A fast motion estimation algorithm for SAD optimization in subpixel,” in Proc. Int. Symp. Integr. Circuits, Sep. 2007, pp. 528–531.
[2]. J. F. Li and C. C. Hsu, “Efficient testing methodologies for conditional sum adders,” in Proc. Asian Test Symp., 2004, pp. 319–324.
[3]. D. P. Vasudevan, P. K. Lala, and J. P. Parkerson, “Selfchecking carryselect adder design based on two-rail encoding,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 12, pp. 2696–2705, Dec. 2007.
[4]. X. Yu, T. Meng, Z. Dai, and X. Yang, “Design and implementation of reconfigurable shift unit using FPGAs,” in Proc. IEEE Int. Symp. Pervasive Comput. Applic., Aug. 2006, pp. 543–545.
[5]. K. Neubeck, Practical Reliability Analysis. Englewood Cliffs, NJ: Pearson Prentice-Hall, 2004.
[6]. X. Li, J. Qin, B. Huang, X. Zhang, and J. B. Bernstein, “A new SPICE reliability simulation method for deep submicrometerCMOSVLSI circuits,” IEEE Trans. Device Mater. Reliabil., vol. 6, no. 2, pp. 247–257,Jun. 2006.
[7]. C. W. Chiou, C. C. Chang, C. Y. Lee, T. W. Hou, and J. M. Lin, “Concurrent error detection and correction in Gaussian normal basis multiplier over GF , IEEE Trans. Comput., vol. 58, no. 6, pp. 851–857, Jun. 2009.
[8]. L. Breveglieri, P. Maistri, and I. Koren, “A note on error detection in an RSA architecture by means of residue codes,” in Proc. IEEE Int. Symp. On-Line Testing, Jul. 2006, 176 177.
[9]. S. J. Piestrak, D. Bakalis, and X. Kavousianos, “On the design of selftestingcheckers for modified Berger codes,” in Proc. IEEE Int. WorkshopOn- Line Testing, Jul. 2001, pp. 153–157.
[10]. S. Surin and Y. H. Hu, “Frame-level pipeline motion estimation array processor,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 2, pp. 248–251, Feb. 2001.